
2010-2012 Microchip Technology Inc.
DS41417B-page 129
PIC16(L)F722A/723A
15.3
PWM Mode
The PWM mode generates a Pulse-Width Modulated
signal on the CCPx pin. The duty cycle, period and
resolution are determined by the following registers:
PR2
T2CON
CCPRxL
CCPxCON
In Pulse-Width Modulation (PWM) mode, the CCP
module produces up to a 10-bit resolution PWM output
on the CCPx pin.
operation.
signal.
For a step-by-step procedure on how to set up the CCP
FIGURE 15-3:
SIMPLIFIED PWM BLOCK
DIAGRAM
(period) and a time that the output stays high (duty
cycle).
FIGURE 15-4:
CCP PWM OUTPUT
15.3.1
CCPX PIN CONFIGURATION
In PWM mode, the CCPx pin is multiplexed with the
PORT data latch. The user must configure the CCPx
pin as an output by clearing the associated TRIS bit.
Either RC1 or RB3 can be selected as the CCP2 pin.
more information.
CCPRxL
CCPRxH(2) (Slave)
Comparator
TMR2
PR2
(1)
RQ
S
Duty Cycle Registers
CCPxCON<5:4>
Clear Timer2,
toggle CCPx pin and
latch duty cycle
Note 1:
The 8-bit timer TMR2 register is concatenated
with the 2-bit internal system clock (FOSC), or
2 bits of the prescaler, to create the 10-bit time
base.
2:
In PWM mode, CCPRxH is a read-only register.
TRIS
CCPx
Comparator
Note:
Clearing the CCPxCON register will
relinquish CCPx control of the CCPx pin.
Period
Pulse Width
TMR2 = 0
TMR2 = CCPRxL:CCPxCON<5:4>
TMR2 = PR2